In a Message Sequence Chart (MSC) the dynamical behaviour of a number of cooperating processes is depicted. An MSC defines a partial order on the communication events between these processes. This order detennines the physical architecture needed for implementing the specified behaviour, such as a FIFO buffer between each of the processes. In a systematic way, we define 50 communication models for MSC and we define what it means for an MSC to be implementable by such a model. Some of these models turn out to be equivalent, in the sense that they implement the same class of MSCs. After analysing the notion of implementability, only ten models remain, for which we develop a hierarchy.
Introduction
In recent years much attention has been paid to graphical languages for the visualisation of communication traces in distributed systems. One of the most popular classes of fonnalisms for this purpose is the class of sequence charts. Of those, Message Sequence Chart (MSC) has been standardised by the International Telecommunication Union (ITU) as Recommendation Z.120 [IT96j. Two important reasons for the popUlarity of MSC are that they provide a clear intuition to both engineers and designers and at the same time posses a well-defined semantics.
Although MSC is primarily concerned with presenting the asynchronous communication between processes in a distributed system, no infonnation is given as to the way in which these communications are supposed to be realized in an implementation. The only assumption about the implementation of communication is that an output precedes its corresponding input.
This impossibility to specify the communication model becomes a problem when a specific communication model is presupposed, for example due to hardware requirements. Whenever MSC is used to specify the communication behaviour, the question arises whether the behaviour defined by an MSC is feasible with respect to the desired communication model. It may be the case that all traces defined by the MSC are feasible, that at least one trace is, or that none of the traces is feasible. For example, an MSC with two inherently crossing messages cannot be implemented with an architecture containing one single global FIFO buffer for message exchange.
There are two approaches to deal with this under-specification in MSC. The first is to select a single preferred model and revise the semantics of MSC accordingly. Keeping in mind the broad context in which MSC is used in practice, this option is not realistic. The only acceptable choice would be the 1 most general random-access buffer model that has been chosen in the current standardised semantics ofMSC.
The alternative would be to allow the user of MSC to indicate the desired communication model explicitly. This can be done by extending the syntax of MSC with a means to specify the intended model and by developing dedicated tools for the analysis of MSC with respect to certain implementation models. We propose to study this second alternative and it is our aim in this paper to provide a solid and formal basis for defining the relation between a communication model and an MSC.
For a given MSC we define the notions of strong and weak implementability. Strong implementability of an MSC in a given communication model means that all traces of the MSC can be realized with the given communication model and weak implementability means that there is a trace that can be realized.
In this way, we attach to each implementation model the class of MSCs that are strongly or weakly implementable with respect to that model. A natural question to ask is whether there are communication models that define the same class of MSCs. This means that for a given MSC one has a choice of communication model for implementation. It turns out that the initial number of fifty MSC classes can be reduced to a hierarchy of ten different models.
Message Sequence Charts
In this section we explain the semantical foundations of Message Sequence Chart (MSC). We use a partial order on the events of an MSC to express the semantics. In literature several ways to define the semantics of MSC are proposed [MR94a, LL95, GGR93] . The process algebra approach [MR94b] has been standardised as Annex B to ITU recommendation Z.120 [IT95] . The partial order representation [AHP96] used in this paper coincides with most of these proposals for the class of Basic Message Sequence Charts. We also define the traces expressed by an MSC.
Basics
The MSCs studied here consist of a collection of instances (or processes) with a number of messages attached to them. These are known as Basic Message Sequence Charts, but in this paper we use the term MSCs to denote them.
Some examples of MSCs can be seen in Figure 1 . They consist of vertical lines, denoting the various communicating processes, which we call 'instances' and arrows between these instances, denoting exchanged messages.
We allow messages from an instance to itself, but we only consider closed systems, that is, we do not consider messages to the environment. Neither do we consider any other specific features such as local actions and recursion. We assume that the names of the instances and messages are unique. Therefore, the instances to which a message is attached are determined uniquely by the message name.
The easiest way to express the semantics of such a simple MSC is by using a partial order on the events that are comprised in an MSC. Depending on the particular dialect of the MSC language, one can assign different classes of events to an MSC. For example, in Interworkings [MWW93] every message is considered to be a single event. There is no buffering, and thus communication is synchronous.
In MSC [IT96] , messages are divided into two events, the output and the input of the message. The output of message m is denoted by 1m and the input by ?m. The only assumption about the implemen- tation of communication is that an output precedes its corresponding input. This corresponds to the most general implementation model in which processes communicate via unbounded random-access buffers.
In this paper we go one step further, and add a third event, denoted by ! !m, that we call transmit m. The basic idea is that a message passes two buffers before arriving at its destination. The intuition here is that !m denotes the putting of a message into an output buffer, !!m is the transmission of the message from the output buffer to the appropriate input buffer, and ?m is the removal of the message from the input buffer. We assume these events to be instantaneous. Furthermore, we concentrate on FIFO-buffers only.
Although the intermediate transmit events !!m playa crucial role in our description of the communication models, we do not encounter them in the definition of an MSC, nor in the partial order describing the formal semantics of an MSC. An MSC still describes a partial order on output and input events only.
Definition 1 (MSC) An MSC is a quintuple (I, M,from, to, I <i liEf) , where I is a finite set of instances, M is a finite set of messages,from and to are functions from M to I, and I <i liEf is a family of orders. For each i E I it is required that <i is a total order on I!m I Jrom(m) = il U 17m I to(m) = i}.
In the above definition,from(m) denotes the instance which sends message m. Likewise, to(m) denotes the instance which receives message m. Given an instance i, the order <i denotes in which order the events attached to instance i occur. The order <i is lifted in the trivial way to the set {!m, ?m, !!m I mE M}.
The partial order denoting the semantics of an MSC is derived from two requirements. First, the order of the events per instance is respected, and second, a message can only be received after it has been sent. The first requirement is formalised by defining the partial order <in" : It is easy to see that <msc is the restriction of <m3 to output and input events. It may be the case that <msc does not define a partial order, due to cyclic dependencies of the events. Such an MSC is said to contain a deadlock, or is called inconsistent. In Z.120 [IT96] inconsistent MSCs are considered illegal, and in [BAL97] an algorithm is described for determining whether a given MSC is consistent. In the remainder of this paper we consider consistent MSCs only, which implies that both <msc and <m3 are partial orders.
Traces
From an operational point of view, one can say that an MSC describes a set of traces. We distinguish 2-traces and 3-traces. A 2-trace denotes the ordering of output and input events (im and ?m), a 3-trace those of transmit events (!!m) as well. Definition 6 (MSC-trace) A 2-trace t is said to be a trace of the MSC k if and only if it is defined over the messages M of k, and <~sc <; <:race. A 3-trace t is said to be a trace of the MSC k if and only if it is defined over the messages M of k, and <~3 <; <:race .
A 3-trace can be turned into a 2-trace by removing all transmit events (i im). If, for a 3-trace t this results in a 2-trace I', then I is said to be an extension of t'. It is not hard to see that a 3-trace t is a trace of an MSC k if and only if the 2-trace of which it is an extension is a trace of the MSC and additionally the output-before-transmit-before-input order is respected: <k'i <;<r ace .
Lemma 7 For an MSC k over M, and events e, e' E {i I?} M, we have e <:ro", e' for all 2-traces t of k if and only if e <;'sc e'.
Proof The 'if'-part is trivial. For the 'only if'-part we use contraposition. Suppose that e l~sC e'. Then the relation <~sc U{(e', e)} does not contain a cycle. Thus it can be extended to a total order <. Because <msc<;<, < will be the trace-order <:race of some trace t of k. In this trace we will have e' <~race e, and thus e ,c~race e'.
• 4 Figure I shows two examples of a Message Sequence Chart. The first example is an inconsistent MSC. Instance i cannot send message b before it receives message a. Likewise, instance j starts with receiving message b before sending a. Therefore, this MSC has a cyclic dependency and there is no trace that it can perform. In the partial order semantics that we defined above, this is shown by the fact that <m.,c has a cycle, and thus is not a partial order.
Examples
The second example implies the following orderings: !a <msc ?a, !b <msc?b, and?a <msc?b . The first two are implied by the <oi -order, the third by the <ins/ -order. The MSC has exactly three 2-traces: !a?a!b ?b, !a !b?a ?b, and !b !a?a ?b . These 2-traces can be extended to ten 3-traces, such as !a !!a ?a !b !!b?b and !a !b !!b !!a ?a ?b. 
Implementation models
In this section we discuss possible architectures for realizing an MSC. We consider only implementation models consisting of FIFO buffers for the output and input of messages. For MSC traces, we define what it means to be implementable on some architecture.
Locality of buffers
The particular implementation models which we are interested in are constructed of processes that communicate with each other via FIFO buffers. We assume that the buffers have an unbounded capacity. We discern two uses of buffers, namely for the output and for the input of messages.
A second distinction can be made based on the locality of the buffer. From most global to most local we distinguish the following types:
• global: A global FIFO buffer: All messages from all instances pass this buffer.
• inst: A FIFO buffer, local to an instance: All messages sent (or received) by one single instance go through the same buffer.
• pair: A FIFO buffer, local to two instances: All messages that are sent from one specific instance to another specific instance go through this buffer.
• msg: A FIFO buffer, local to a message: There is one buffer for every message.
This last model, a buffer per message, is a specific architecture to catch up the cases in which the buffers do not behave like FIFO queues, but as random-access buffers. Taking into account the assumption that messages are unique, it can easily be seen that it is equivalent to a global random-access buffer. A communication model with only a random-access buffer represents the implied model of the MSC standard: the only assumption made about the implementation of communication is that output precedes input, no more, and no less.
Finally, we consider the following possibility:
• nobuf There are no buffers; communication is synchronous.
We assume that the transmission from an instance to its output buffer, from one buffer to another buffer, or from an input buffer to the instance it belongs to, is synchronous. We also assume that all output buffers are of the same type, and similarly that all input buffers are of the same type. This results in four possibilities for the output as well as for the input. Adding the possibility of using no buffer at all, we have a total of 25 possible architectures, as shown in Figure 2 . To denote the elements of this scheme, we use the notation (X,Y) 
Examples of communication models
In Figure 3 we give examples of a physical architecture of three communication models. A circle denotes an instance, a rectangle denotes a buffer, and an arrow denotes a communication channel. Each example contains three instances. The first example illustrates the (nobuf,global) model. There is no output buffer, and one universal input buffer. As there is no output buffer, the messages go straight into the input buffer. This single buffer could be regarded as an output buffer as well, so this example is an illustration of (global,nobuf) too. The second example shows the (global,inst) model. There is one general output buffer and every instance has a local input buffer. The third architecture is an example of the (pair,pair) model. Please note that not all models described in Figure 2 make equally sense. For example, the model (global,inst) (i.e., a shared medium for transmitting messages and an input buffer for each process) is more natural than the exotic (global,pair) model.
Many of these architectures occur in practice as either the underlying communication architecture of a programming language or as a physical architecture. We give some examples of languages. The model (nobuf,nobuf) is typical for process algebraic formalisms based on synchronous communication, such as LOTOS and ACP. The specification language SDL, which is closely related to MSC, has as a general communication model (pair,msg) , but if we leave out the save construct we obtain (pair,illst) and if we also do not consider the possibility of delayed channels, we have (Ilobuf,inst) . Some examples of physical architectures are: an asynchronous complete mesh has a (nobuf,pair) architecture, and an Ethernet connection with locally buffered input and output behaves like (inst,inst).
ImpJementability
The main question of this paper is, whether a given MSC can be the behaviour of a given implementation model. To answer this question, we first give a formal definition of what it means for a trace to have a certain implementability property. The definitions below can be seen as a formalisation of the notions introduced in Section 3.1.
Definition 8 (Output.impJementability)
• nobuf-output. Every output event is directly followed by the corresponding transmit event. • msg-input: A 3-trace t is always msg-input implementable.
Having defined formally the notions of output-and input-implementability, we now combine them and obtain aUf notion of communication model. 
Classification of implementability of traces
To each of the implementation models defined in the previous section we can associate the set of all traces that are implementable in the model. Based on the subset relation on these sets of traces, we can order implementation models. We consider two models equivalent if they have the same set of implementable traces.
In Lemma II we give a classification of the notions of output-implementability. It states that a trace that is implementable on a certain architecture is also implementable on an architecture where these buffers are partitioned into buffers with a more restricted locality. For example, if a trace can be implemented on an architecture with one output buffer per instance, it can also be implemented on an architecture with an output buffer per pair of instances (provided the input buffers remain the same).
Lemma 11 (Classification of output-implementability)
• Every nobuf-output implementable trace is global-output implementable.
• Every global-output implementable trace is inst-output implementable.
• Every inst-output implementable trace is pair-output implementable.
• Every pair-output implementable trace is msg-output implementable.
Proof For 3-traces this follows directly from the definitions. For 2-traces this follows from the definition plus the fact that it holds for 3-traces.
•
The following lemmas give the orderings between the implementation models.
Lemma 12
• Every (pair,pair)-implementable 2-trace is (pair,nobuj)-implementable.
• Every (msg,msg)-implementable 2-trace is (msg,nobtifJ-implementable.
Proof We show the proof for (pair,pair). For (global,global) the proof is analogous, for (msg,msg) it is roughly analogous but easier. Let t be a 2-trace over a set of messages M that can be extended to a (pair,pair)-implementable 3-trace t'. It suffices to construct a (pair,nobuj)-implementable extension t n of t. We define t n in the following way: In t we add!!m immediately before ?m for each message m EM. This t n is a nobufinput implementable extension of t by definition, so it suffices to show that it is pair-output implementable. •
Lemma 13 Every (inst,global)-implementable 2-trace is (inst,nobuj)-implementable.

Proof Let t be a 2-trace over the set of messages M, and let t' be a 3-trace that is an (inst,global)-implementable extension of t. If suffices to construct an (inst,nobuj)-implementable extension t" of t. The 3-trace t" is obtained from t by adding the transmit event!!m immediately before the input event
?m for each message m EM. This t n is nobuf-input implementable by definition, so it suffices to prove that t n is inst-output implementable. Thereto,let m, m' E M such thatfrom(m) = from(m'). We have to prove that !m <:~ace !m' {;}! 1m <:~ace! !m'. First, suppose that !m <:~ace !m'. Then, since t" is an extension of t, we have !m <:ruce !m', and similarly, since t' is an extension of t, !m <;ace !m'. Using that t' is inst-output implementable and from(m) = from(m') we have !!m <~;ace !!m'. By using that t' is global-input implementable, we also have ?m <:;UCe?m'. Since t' is an extension of t we have?m <~raCe?m' and since til is an extension of t also?m <';,ace?m'. Sincet" isnobuf-inputimplementable, we obtain l!m <';,ace!!m', which completes this part of the proof.
Second, suppose that!!m <:~ace! !m'. Since til is nobuf-input implementable we have?m <:~ace ?m'. Because both t' and t" are extensions of t we have ?m <~;ace?m'. Since t' is global-input implementable we have!!m <:;ace! !m' and because it is inst-output implementable andfrom(m) = from(m') we have !m <~;ace !m'. Again because both t' and t" are extensions of t, we have !m <~;,ace !m', which completes the proof.
• For the previous lemmas the analogue obtained by switching output buffers and input buffers is equally true. Next, we describe how the above lemmas are useful in ordering the models. Lemma 11 provides us with a partial ordering on the various i!Dplementations: Any (X,Y)-implementable trace is implementable by all implementation models located to the right of or below (X,y) in Figure 2 . Lemma 12 and Lemma 13, together with the order provided by Lemma 11, give us the equivalences as expressed in Figure 4 by means of the clustering of implementation models.
For example, the models from the last column are equivalent. This can be seen as follows. Because of the analogue of Lemma 12, any (msg,msg)-implementable 2-trace is (nobuf,msg)-implementable, while Lemma II gives that any (nobuf,msg)-implementable 2-trace is (X,msg)-implementable, and every (X,msg)-implementable 2-trace is (msg,msg)-implementable. Now we have brought down the number of implementation models to only seven different classes. Of course some of these could still be equivalent for other reasons than the above lemmas. That this is not the case, will be seen in Corollary 18 below. We name the equivalence classes as follows : nobuf, global, inst.fJut, instJn, inst2, pair, msg (see Figure 4) . Of these the first two and last two will be clear immediately, inst.fJutmeans there is an instancewise output buffer and a global or no input buffer, instJn means there is an instancewise input buffer and a global or no output buffer, and inst2 means there is both an instancewise output buffer and an instancewise input buffer. Theorem 14 For traces, the seven implementation models are ordered as shown in Figure 5 .
Proof This follows from the Lemmas 11 to 13 as explained above.
• Note that of these seven cases only inst2 is not of the form (X, nobuJ) or (nobuf, Xl. As these forms imply that there is respectively no input buffer or no output buffer, of these seven cases only the case inst2 needs two buffers, all other cases can be modelled such that each message goes through at most one buffer. It will prove useful to have a characterisation of these implementabilities (except for inst2 of course) that does not use transmits. • t is always msg-implementable.
Lemma 15
Proof
The proofs for this are easily found by realizing that a 2-trace is (X,nobuf}-implementable exactly if the conditions for X-output implementability hold with!!m everywhere replaced by ?m.
Classification of MSCs
There are two principal ways to lift the definition of implementability from the level of traces to the levelofMSCs. The first is to define that an MSC can be implemented in a certain communication model if and only if every 2-trace of the MSC can. The second is to define that an MSC can be implemented in a certain implementation model if and only if some 2-trace can. We call these notions strong and weak implementability. We first focus on the strong implementability, then on weak implementability. After this we consider the relation between classes from the strong and the weak spectrum.
Strong implementability
Definition 16 An MSC k is said to be strongly X-implementable, notation Xrimplementable, if and only if all 2-traces t of k are X-implementable.
From this definition it follows immediately that the ordering of the implementation models for traces as given in Figure 5 also holds for MSCs as far as strong implementability is concerned (see Figure 7) . Next, we demonstrate that the implementation models, obtained by lifting them from the trace level to MSCs in the strong way, are indeed different. This is achieved by finding examples of MSCs that are in one class but not in another.
MSCI
MSC2a
MSC2b MSC3 MSC4 Figure 6 : MSCs to distinguish the implementation models: strong case.
MSC 1 in Figure 6 shows an example that is global,-implementable, but not nobuJ,-implemen- Figure 12 ). MSC 3 is an example of an MSC that is pair,-implementable, but not inst2,.-implementable. It is easy to see that it is pair,,-implementable, because each message goes through a different buffer. Its only 2-trace is !e !a ?a !b ?b ?e. If we try to extend this to an inst2-implementable 3-trace t', we need to have!!e <~raCe!!a <:race!!b <!race!!c, which is impossible (the first <~race is because of the instoutput implementability and !e <~race !a, the second is clearly true for every 3-trace of the MSC, and the third is because of the inst-input implem~ntability together with?b <:,ace?e).
Finally, MSC 4 shows the difference between pair,-and msg,.-implementability. All other implementation models are also pairwise different. This result is obtained due to the transitive closure of the ordering as presented in Figure 7 .
Together the examples used in the above proof show that if we look at strong implementability, the seven remaining implementation models are indeed different for MSCs, and thus that they are also different for 2-traces.
Theorem 17 The implementation models for strong implementability of Figure 7 are different and these are ordered as expressed in Figure 7 .
Proof In the above text we have demonstrated by means of counterexamples that the implementation models must be different. Also the ordering has been explained above.
• Corollary 18 The classes nobuf, global, inst.Dut, inst.in, inst2, pair, and Figure 7 : Ordering scheme for strong implementability.
Weak implementability
Definition 19 An MSC k is said to be weakly X-implementable, notation Xw-implementable, if and only if there is an X-implementable 2-trace t of k.
As was the case for strong implementability, for weak implementability we also have the ordering as expressed in Figure 5 as a starting point. However, using weak implementability, we do not have anymore that all implementation models differ. To see this, we first give an alternative way to characterise some of the implementations and prove that these are equivalent to the original definition. 
We explain the definition of the ordering <r' which is defined in order to check the inst..out-property.
The ordering is obtained from <7: sc by adding pairs of input events to it. More specifically, if two outputs are defined on the same instance of the MSC, and thus are ordered in some way, then we add their corresponding input events in the same order. This is motivated as follows. For a trace to be inst..outimplementable it is required that the input events are ordered in this way anyway. Thus by adding this pair explicitly we construct an ordering representing the MSC given that it has to be implemented on an architecture with one output buffer per instance. • t is insUn-implementable if and only if <t ~<:race;
• t is inst2-implementable if and only if there exists an extension t' of t such that <~2 ~ <~;ace .
Proof We only give the proof for the last proposition. The proofs for the first two propositions follow the same line.
First, suppose that t is inst2-implementable. Then we must prove that <i2 ~ <~;ace for some 3-trace t' which is an extension of t. Let the arbitrary 3-trace t' be an extension of t that is inst2-implementable. Suppose that e <i2 e' for arbitrary events e, e' E {!/! !/?} M. Now it suffices to prove e <~;ace e'. Since e <i2 e' we have the existence of events el, ... , en such that e : el, e' : en and for alii ~ i < n we have one of the following: In the first case we immediately have ej <~;ace eHI. Due to the fact t' is an inst2-implementable 3-trace, and thus both inst-output and inst-input implementable, we can conclude that ej <~;ace ej+1 for the second and third case as well. Since <~;ace is transitively closed we have e <~;ace e', which completes this part of the proof.
Second, suppose that <~2~<;ace for some 3-trace t' which is an extension of t. We must prove that t is (inst,inst)-implementable. Thereto it suffices to show that t' is (inst,inst)-implementable, i.e., that t' is inst-output implementable and inst-input implementable. We prove that t' is inst-output implementable, the proof that t' is inst-input implementable is analogous. Let m, m' E M such that • k is insUnw-implementable if and only if <t is cycle-free;
• k is inst2 w -implementable if and only if <~2 is cycle-free.
Proof This lemma follows immediately from the previous lemma.
• We use the alternative characterisations provided by the previous theorem in the proof of the equivalence of the classes inst.out w , insUn w , and inst2 w . • !q <in" !q' for some q, q' E M such thatfrom(q) = from(q'). Then also!!q <i 2 ! !q'.
• ?q <ins! !q' for some q. q' E M such that to(q) = from(q'). As?q <in." !q' and to(q) = from(q') we have?q <msc!q' and hence ?q <i 2 !q'. Together with !!q <i2?q and !q' <k 2 !!q'
we obtain!!q <i2! !q'.
• ?q <ins!?q' for some q, q' E M such thatto(q) = to(q'). Then also !!q <i 2 !!q'.
Thus we obtain !!ei <i 2 !!ei+1 forall!:::: i < n. Therefore !!m <film'.
• Lemma 24 The implementation models inst.nut w , insUn w , and inst2w are equal.
Proof We show that each inst2 w -implementable MSC is inst.nutw-implementable. The reverse implication is trivial, and the proofs with insUn w are analogous. From Lemma 22 we see that it suffices to prove that <in is cycle-free if <i2 is cycle-free. We prove this using contraposition, so we assume that <io has a cycle. Let el <io e2 <io ... <io en <io el be an arbitrary largest cycle. For every ordering in the cycle, say ei <io ei+I> either ei <msc ei+l, and hence ei <i2 ei+l, or ei =?m, ei+1 =?m'
If the first is always the case, then we have a cycle in <msc, so certainly in <i2. Now assume we have the second at least once in the cycle. In that case we have at least two inputs in the cycle. • Lemma 24 establishes that the classes inst.nut w , insUn w , and inst2w are equivalent. In the remainder we denote this class by inst w ' The remaining models are all different. MSC 3 and MSC 4 in Figure 6 show the difference between instw and pair w, and pair wand msg w respectively in the weak case too (these MSCs have only one 2-trace, so their weak implementability equals their strong implementability). MSC 5 in Figure 8 is globalw-implementable, but not nobufw-implementable. The 
Theorem 25
The implementation models for weak implementability of Figure 9 are all different and they are order as expressed in Figure 9 .
Proof The counterexamples that imply that the implementation models are different are given above. The ordering of the models is inherited from the ordering of the implementation models with respect to traces. Lemma 24 provides that the implementation models inst.1Jut w • inst.in w • and inst2w are equal. •
Combining the strong and weak hierarchy
We now have 12 possible implementations left: nobufs. global s • inst.1Ju/.,. inst.in s • inst2s, pair, and msg, in the strong case. and nobufw. global w , inst w • pair w and msg w in the weak case. These are ordered as shown in Figure 10 . An arrow pointing from one of the classes to the other here means that all MSCs that are implementable in the type corresponding to the first class are also implementable in the type corresponding to the second. Any superfluous arrows (those that can be inferred from the transitivity of the relation) have been removed. H~wever. there could be (and it will be shown that there are) The relations between classes in the strong implementability hierarchy and the relations between classes in the weak hierarchy have been studied extensively in the previous sections. In this section we focus on the relations between implementation models from the different hierarchies. From the definitions of strong and weak implement ability it is clear that any X,-implementable MSC is also X wimplementable. These orderings are also depicted in Figure 10 .
First, we prove that some classes can be identified.
Lemma 26 An MSC k is pair,-implementable if and only if it is pair w-implementable.
Proof Clearly any pair,-implementable MSC is also pairw-implementable. This is proven as follows. Suppose that MSC k is pair,-implementable. This means that all its 2-traces are pair-implementable. Since every MSC has at least one trace this implies that there is a pair-implementable 2-trace of k. Therefore k is pairw-implementable. It remains to prove that any pair w-implementable MSC is also pair,-implementable. Let k be a pairw-implementable MSC. Let t be an arbitrary 2-trace of k. Let m, m' E M such thatfrom(m) = from(m') and to(m) = to(m'). • Lemma 27 An MSC k is msg,-implementable if and only if it is msgw-implementable.
Proof Trivial, because every 3-trace is msg-implementable, and thus each 2-trace is as well.
• Lemmas 26 and 27 establish that the classes pair., and pair w, and msg, and msg w are equivalent. In the remainder we denote these by pair and msg respectively. • For a similar characterisation of globalw-implementability we define a relation <f.
Definition 29 Let k be an MSC. The relation <f on {!j?}M is defined as the smallest relation that satisfies:
2. <f is transitive;
Lemma 30 An MSC k is globalw-implementable if and only if the relation <f is cycle-free.
Proof First, suppose that k is globalw-implementable. Let t be a global-implementable trace of k. Then <:race adheres to the restrictions in Definition 29, and thus <f C;<:r ace , and <f is cycle-free. Second, suppose that the relation <f is cycle-free. The idea of the proof is that we extend this relation until it is a total order. Then, if we can prove that the trace corresponding with this total order is global-implementable, we are done.
We extend the relation <f to form an order < through the following algorithm:
1. S:= {!j?}M, <:=<f 2. Let e be any smallest element of S with respect to <, that is, any element of S for which there is no e' E S with e' < e.
S:=S\{e)
4. <':= «' U{(e, e')le' E S))+ For step 2 of the above algorithm to be well-defined it is necessary that < is cycle-free. After step I < is cycle-free because by the assumption <f is cycle-free. There are two places where the relation < is extended, namely step 4 and step 5.
if
Step 4 maintains cycle-freeness of <. This can be seen as follows. Let e be an arbitrary smallest element of S with respect to <. Suppose that by adding the pairs (e, e') for e' E S \ {e) to < a cycle appears. Then e' < e for some e' E S \ {e) which contradicts the assumption that e is a smallest element of S with respect to <.
Also step 5 maintains cycle-freeness. Suppose that !m is a smallest element of < with respect to S. Suppose that a cycle is introduced by step 5. This can only be the case if a pair (?m, ?m') is added to < for which we already had ?m' <?m and !m' E S. By the previously mentioned invariant we have ?m' <pm. By the definition of <f then also !m' <f !m. As !m' E S this contradicts the assumption that !m was a smallest element of S with respect to <. Now we have established that step 2 of the algorithm is well-defined.
The algorithm is guaranteed to terminate as the number of elements of the finite set S is decreased by one every time the body of the repetition is executed. Furthermore, observe that < is a total ordering on the events not contained in S after every execution of the body of the repetition (Le., after step 5). Thus, upon termination of the algorithm, < is total order on {! j?) M. This total order corresponds to a trace of the MSC as <k ',c5;;<f5;;<. All that remains to be proven is that < corresponds to a global-implementable trace of k. Note that after •
Lemma 31 Every instJJut,-or instJn,-implementable MSC is globalw-implementable.
Proof We prove this for an instJJut,,-implementable MSC. For an insLin,-implementable MSC the proof is completely analogous. We proof this by contradiction, so we assume that k is an instJJut,,-implementable MSC that is not globalw-implementable. By Lemma 28 we have <r'=<k'sc, and by Lemma 30 we have that <f has a cycle.
First we note that <f can be constructed by the following algorithm:
Repeat steps 2 to 4 until no change occurs
In the proof we need to have information as to the way in which <f was constructed. Therefore we extend the above algorithm to incorporate the additional information. In the next algorithm a relation < on {!/?} M x {!/?} M x {m, rl, r2, t} is constructed such that e <f e' if and only if (e, e', r) E < where r E {m, rl ,r2, t}. The letters m, rl, r2 and t encode a reason why e <r e'. If (e, e', m) E<, then e <'k'c e'. If (e, e', Tt) E< or (e, e', r2) E<, then this is due to step 2 or step 3 from the above algorithm respectively. If (e, e, t) E <, then e <f e' is due to transitivity of <f. We simply write e < e' if we are not interested in the third part of the triple, i.e., the encoding of the reason for the events to be ordered. 4. compute the transitive closure of < with respect to the first and second entry of the triple. In all cases the third entry of the triple will be t.
Repeat steps 2 to 4 until no change occurs.
Let el, e2, ... , en = el be a cycle of <f. Then it is also a cycle of <. For alii :s i < n we have one of the following: • (ei, ei+ I, t) E < such that there exists an event e such that ei < e and e < ei+l.
We call the steps ei < ei+l, g-steps. We will change them into other kinds of steps in the following way. Let there be a g-step from ei to ei+l ?m' and (ei, ei+l, r2 ) E<, then we replace this g-step by the steps !m '" ?m, ?m <?m', and ?m' /'!m'; 4. if (ei, ej+l, t) E<, then for an arbitrary event e such that ej < e and e < ei+l, the g-step is replaced by g-steps ei < e and e < eAl.
The above steps are repeated until no g-steps are left. The following will hold in this algorithm: 1. Because of the way in which < was constructed before, the algorithm ends in a finite number of steps. Then the cycle of <-steps is changed into a cycle of I->-steps, )"-steps and ",-steps only.
2. By the way in which < has been constructed and then changed we find the following. If e < e', then e <f e'. If e I-> e', then e <'k sc e'. If e '" e', then e "'!m and e' ",?m for some m E M. If e )" e', then e "'?m and e' ",!m for some m E M.
3. The numbers of ),,-steps and "'-steps are equal after each step of the algorithm, and in particular when the algorithm has terminated. Now clearly the result of the algorithm applied to all g-steps from the cycle e" e2, ... , en '" e, is a cycle of 1->, )", and", steps with as many ),,-steps as ",-steps. We call such a cycle a quasi-cycle of order N, where N is the number of )" -steps.
We prove that this cycle can be changed into a quasi-cycle of order O. Let the order be greater than O. Because the quasi-cycle is a cycle, and contains at least one ",-step and at least one ),,-step, there will be at least one ),,-step, such that after that ),,-step a ",-step will take place before the next ),,-step. Thus the quasi-cycle contains a subsequence ?m )"!m I-> '" I-> !m' '" ?m' for some m, m' EM. As there are only I----*-steps from!m to !m', we have !m <mSC!m'. However, then, by definition, ?m <io?m', from which we get?m <mSC?m' from the assumption that <'ksc=<t'-Thus by removing all steps between ?m and ?m', we still have a cycle which is a quasi-cycle, but of order N -1. Repeating this, we will finally obtain a quasi-cycle of order O. However, a quasi-cycle of order 0 is a cycle of only I-> -steps, that is, a cycle of <msc.
Thus we see that, given the assumption, <msc must have a cycle. This is impossible, so the assertions cannot simultaneously hold, so each inst-outs-implementableMSC is globalw-implementable . •
In Figure 11 we give all communication models that remain after the identifications obtained until now. The arrows between these models follow also from the previous theorems and lemmas. Finally, we have to prove that the arrows between models from the strong and weak hierarchy are strict and that there are no additional arrows necessary. It suffices to show that the following arrows do not exist: global., to nobufw, nobufw to inst2." and inst2 s to global w . The rest then follows because of transitivity. For example, the nonexistence of an arrow from global s to nobufw implies the nonexistence of an arrow from inst..out s to nobufw, because if the second arrow exists then, by transitivity, also the first must exist. Similarly we obtain the nonexistence oJ arrows from insUn s and inst2s to nobufw. We use the MSCs in Figure 12 to indicate that the first two arrows do not exist. MSC 7 is globals-implementable, but not nobufw-implementable. It has one tr~ce, !a !b ?a ?b, which is global-implementable, but not nobuf-implementable. We see that MSC 7 contains only one instance, so all messages are messages to the same instance that sent them. This is no coincidence, as will be seen from Corollary 34 below. On the other hand MSC 8 is nobufw-implementable, but not inst2 s -implementable. That it is nobufw-implementable Can be seen from the picture, which shows that there is the trace !a ?a !b ?b !e ?e, which is nobuf-implementable. However, the trace !b !e?e !a ?a ?b is not inst2-implementable: Because ?b is after ?a in the trace, !!b must be after!!a to make the trace inst-input implementable, while because !b is before !e, !!b must be before!!e to make the trace inst-output implementable. However, !!a must be after !a and !!e before ?e, so !!c will be before!!a in any extension of this trace, which implies that !!b cannot be both before!!e and after !la. Theorem 32 The implementation models from Figure 11 are all different, and they are ordered as expressed in Figure 11 .
Proof This has been explained in the above text.
• Next, we show why we needed an MSC with messages from an instance to that same instance for the counterexample MSC 7 in Figure 12 . First, we provide an alternative characterisation of global simplementability.
Lemma 33 By similar reasoning we obtain 1m <:race 1m'.
•
The following corollary explains that for MSCs without messages from an instance to the same instance, global.,-implemantability implies nobujw-implementability. Thus any counterexample for this implication should have at least one message from an instance to the same instance.
Corollary 34 Let k be an MSC without any messages that are sent and received by the same instance. If k is global.,-implementable, then k is nobujw-implementable.
Proof Suppose that k is global.,-implementable. Now it suffices to prove that there is a 2-trace t of k that is nobuj-implementable. From the lemma above we conclude that <k'rc constitutes a total order when restricted to the output events only, say !m I <'k sc !m2 <'k sc ... <'k sc !m n . Then clearly the trace t ",;1m I ?m I ." !m n ?mn is nobu}implementable. The total ordering associated with this trace can be described as follows: <:race= (((!m, !m'), (?m, !m') lim <'kSC!m'}U <oi)+ All that remains to be proven is that this trace t is indeed a 2-trace of k, i.e., for all e, e' E {!j?} M we have e <'k sc e' implies e <~race e'.
Suppose that e <'k sc e'. Then we have the existence of events el, ... e p such that e '" el, e' '" e p and for all I ::0 i < p we have one of the following:
In the second case we have ei <:race ei+ I as <oi ~ <:race. In the first case the following four cases can be distinguished: Thus in all cases we have ei <I,uce eHI. Therefore, e <I,ace e' which completes the proof.
Characterisations
In this section we provide alternative ways to describe the various implementations which, for example, can be used in algorithms. These definitions are easier to check automatically than the ones we used before, and therefore could be used in tools to determine the implementation models that a given MSC satisfies. A number of these characterisations have already been presented elsewhere in this paper, see for example Lemma 22 and Lemma 30.
In fact, we only need new characterisations for nobufw, nobuJs and insl2,. For msg and pair the fact that weak and strong implementability specify the same classes of MSCs leads directly to an easy characterisation, while characterisations for global w , global." insl w , inSIJJUI, and insUn, already been given earlier in this paper. Proof Let k be an MSC over the set of messages M. First, suppose that k is nobufw-implementable.
Suppose furthermore that <~ has a cycle, say ml <~ m2 <~ ... <~ mn for some ml, m2, ... ,m n E M such that ml = m n . Then, from the definition of <~ and <'!:"', we obtain for all 1 ~ i < n that !m, <~SC?mi+1 and !mj+l <'ksC?mi+l. Then, for every trace t of k, we must have 1m; <~race ?mi+! and lmi+1 <1,"ce?mi+1 for all 1 ~ i < n. Since k is nobufw-implementable, there is a nobufimplementable trace I'. For this trace I' we also have lmi <:;uce lmHI for all 1 ~ i < n. But then we have !m 1 <~~ace !m2 <~~ace ... <~~lIce !m n and since 1m 1 := !mn we thus have a cycle. Thus such a nobufimplementable trace t' does not exist. This contradicts the assumption that k is nobufwimplementable. Therefore, <~ is cycle-free.
Second, suppose that <'k is cycle-free. We extend <~ to a total order <, say m I < m2 < ... < mn where M = {ml' m2,'" , m n }. Then the trace I =lml ?ml 1m2 ?m2" ·!m n ?m n is clearly nobufimplementable. Thus, if suffices to prove that the trace I is a trace of MSC k. Thereto, suppose that e <k"c e' for some e, e' E {!/?}M. We distinguish four cases: In this section we will compare our conclusions with those found in related literature.
In [CBMT96] Charron-Bost et al. discuss three different implementations for MSC-like diagrams: RSC (Realizable with Synchronous Communication), CO (Causally Ordered) and FIFO. They also define A (asynchronous), but this is (just likemsg in our hierarchy) used to denote the set of all allowable diagrams, not some subset. They find that there is a strict ordering RSC C CO C FIFO C A.
Theorem 40
The implementations that in [CBMT96] are named RSC and FIFO are equal to the implementations nobufw, and pair. The implementation CO is strictly between the implementations inst w and pair.
Proof
• RSC-nobufw: Definition 3.6 in [CBMT96] states, after translating it into our terminology, that a computation is RSC if and only if there is a trace t for which for each m e M we have that the set {x e C 11m <:raee x <:raee?m} is empty, which is equal to the definition that is obtained by combining Lemma 15 and Definition 19.
• FIFO-pair: The definition for FIFO in [CBMT96] • CO: That the class of pair-implementable MSCs is strictly greater than that of CO-implemen- It remains to be proven that each instw-implementable MSC is CO-implementable. We do this using contraposition, so let k be an MSC that is not CO-implementable. We then have that there 
Concluding remarks and future research
We have considered implementation models for asynchronous communication in Message Sequence Chart. These models contain of FIFO buffers for the sending and reception of messages. By varying the locality of the buffers we have arrived, in a systematic way, at 25 models for communication. With respect to traces, consisting of putting a message into a buffer and removing a message from a buffer, there are seven different models. By lifting this implementability notion from traces to Message Sequence Charts in two ways, strong and weak, we obtain fourteen models. After identification, ten essentially different models on the level of Message Sequence Charts remain.
For defining the models we have used the notion of 3-traces; these are a natural extension of normal MSC-traces if a message can pass two buffers on its way from source to destination.
In this paper, we have only considered Basic Message Sequence Charts. An interesting question is how to transfer the notions and properties defined for this simple language to the complete language MSC. As many of our theorems rely on the fact thatthe events on an instance are totally ordered, an extension to MSC with more sophisticated ordering mechanisms (e.g., coregion and causal ordering) will imply a revision of the hierarchy. Another interesting question is whether the implementation properties are preserved under composition by means of the operators of MSC.
Furthermore, we have restricted ourselves to the treatment of architectures in which each message has exactly one possible communication path and where each such path contains at most two buffers. The extension to more flexible architectures is non-trivial and is expected to lead to an extension of the hierarchy.
Finally, our assumption of infinite FIFO buffers may be relaxed, allowing other types of buffers and buffers with finite capacity.
The results obtained in this paper form a solid base for several applications. First, they allow us to discuss the relation between different variants of MSC, such as Interworkings [MWW93] . Interworkings presuppose a synchronous communication mechanism. An Interworking can be considered as the restriction of the semantics of an MSC to only the nobuf-implementable traces. Thus, an MSC can be interpreted as an Interworking if and only if there is at least one such trace, i.e., the MSC is nobufw-implementable. We also envisage more practical applications. Consider a tool in which a user can select a communication model, draw an MSC and invoke an algorithm to check if the MSC is implementable with respect to the selected model. Alternatively, the user can provide an MSC and use a tool to determine the minimal architecture, according to our hierarchy, which is needed for implementation.
Often a user is interested in the question whether all traces of his MSC are implementable with respect to a certain architecture. We can also envisage two possible uses relying on the implementability of a single trace. First, MSCs are often used to display one single trace, for example if it is the result of a simulation run. In this case, the question is not whether the MSC is strongly or weakly implementable, but whether the implied trace is implementable (as defined in Section 4). Second, given an MSC, a user may want to know if at least one trace is implementable and if so, which trace that is. He is interested in a witness. Both applications can easily be derived from the results on weak implementability. The algorithms (see below) can easily be modified to check implementability of a given trace and to produce a witness.
A more involved application would be to use a selected communication model to reduce the set of traces defined by a given MSC to only those traces that are implementable on the given model. In this way, the semantics of an MSC would be relative to some selected model.
For most of these applications computer support would be useful. Based upon the definitions presented in this paper, it is feasible to derive efficient algorithms. All models in the weak-spectrum can be characterised in terms of the cycle-freeness of an extended ordering relation. An example of such a characterisation is given in Theorem 22. There it is stated that an MSC k is inst.LJutw-implementable iff the ordering <~o (which is an extension of <'r,e) is cycle-free. Thus checking if an MSC is inst.LJut wimplementable boils down to checking cycle-freeness of this relation. This immediately gives a wide range of efficient implementations for checking class-membership as many algorithms are known in literature for determining whether a given ordering is cycle-free. For the strong spectrum characterisations are given as well.
Note that the MSCs that distinguish between the different models are surprisingly simple. This indicates that the differences between the classes will appear not only in theory, but also in practice. Besides that, for these distinguishing MSCs, it is not easy to indicate at a glance to which class they do or do not belong. This also supports our view that mechanical support for determining whether a given Message Sequence Chart belongs to a given class is necessary.
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